

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/769,758 02/03/2004		Naoya Tsuchiya	11-220	8930		
23400 75	590 07/26/2005		EXAMINER			
POSZ LAW GROUP, PLC			NGUYEN,	NGUYEN, KHAI M		
12040 SOUTH LAKES DRIVE SUITE 101			ART UNIT	PAPER NUMBER		
RESTON, VA	20191	2819	· · · · · · · · · · · · · · · · · · ·			
			DATE MAILED: 07/26/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

					Notice of the second			
		Application N	lo.	Applicant(s)	A)			
Office Action Summary		10/769,758		TSUCHIYA ET AL.				
		Examiner		Art Unit				
		Khai M. Nguye	en	2819				
The MAILING Period for Reply	DATE of this communication ap	opears on the co	ver sheet with the d	orrespondence add	ress			
THE MAILING DAT - Extensions of time may be after SIX (6) MONTHS from the second for reply specified in the second for reply is second for reply within the Any reply received by the	EATUTORY PERIOD FOR REPI E OF THIS COMMUNICATION e available under the provisions of 37 CFR 1 om the mailing date of this communication. cified above is less than thirty (30) days, a re pecified above, the maximum statutory perior set or extended period for reply will, by status office later than three months after the mailit timent. See 37 CFR 1.704(b).		owever, may a reply be tin minimum of thirty (30) day ire SIX (6) MONTHS from on to become ABANDONE	nely filed s will be considered timely. the mailing date of this con D (35 U.S.C. § 133).	nmunication.			
Status								
1)⊠ Responsive to	o communication(s) filed on 30.	June 2005						
2a) ☐ This action is		is action is non-	final.					
<u>'=</u>	,			secution as to the	merits is			
, —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4a) Of the abo 5) ☐ Claim(s) 6) ☒ Claim(s) <u>1 an</u> 7) ☐ Claim(s)		awn from consid						
Application Papers								
10) The drawing(s Applicant may Replacement d	on is objected to by the Examin) filed on <u>2/3/04</u> is/are: a)⊠ ac not request that any objection to the rawing sheet(s) including the corre eclaration is objected to by the E	cepted or b) (cepted or b) (ce	eld in abeyance. See the drawing(s) is ob	e 37 CFR 1.85(a). lected to. See 37 CFF	• •			
Priority under 35 U.S.0	C. § 119							
a) All b) S 1. Certifie 2. Certifie 3. Copies applica	ent is made of a claim for foreig ome * c) None of: d copies of the priority documer d copies of the priority documer of the certified copies of the pri- tion from the International Burea ed detailed Office action for a lis	nts have been re nts have been re ority documents au (PCT Rule 17	ceived. ceived in Applicati have been receive 7.2(a)).	on No ed in this National S	stage			
	s Patent Drawing Review (PTO-948) Statement(s) (PTO-1449 or PTO/SB/08	5) [Interview Summary Paper No(s)/Mail Da Notice of Informal P Other:		152)			

Application/Control Number: 10/769,758

Art Unit: 2819

DETAILED ACTION

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Information Disclosure Statement

2. An initiated copy of the information disclosure statement (IDS) submitted on 2/3/2004 is attached herewith.

Specification

3. The application has not been checked to the extent necessary to determine the presence of all possible typographical and grammatical errors. However, Applicant's cooperation is requested in correcting any errors of which he/she may become aware in the application.

Non-elected claims

4. The non-elected claims (claims 3-4) should be cancelled from the application when the elected claims (claims 1-2) are allowed or in response to this Office Action.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Application/Control Number: 10/769,758

Art Unit: 2819

Claims 1-2 are rejected under 35 U.S.C. 102(b) as being anticipated by Kasuya et al. (US 2001/0009389 A1).

Regarding claim 1, Kasuya et al. discloses an operational amplification circuit (Figs. 1-4) comprising a differential amplification circuit (50) and an outputting circuit (60), said differential amplification circuit including: a first input-stage transistor circuit (Tr54/Tr55) to which an input signal (-input) is inputted through an inverting input terminal; a second input-stage transistor circuit (Tr52/Tr53) to which an input signal (+input) is inputted through a non-inverting input terminal; third and fourth transistors (Tr58-Tr59) connected to said first and second input-stage transistor circuits, respectively, to constitute a current mirror circuit (see Fig. 4); a fifth transistor (Tr56) connected to a junction between said first input-stage transistor circuit and said third transistor; a sixth transistor (Tr57) connected to a junction between said second inputstage transistor circuit and said fourth transistor; and a current supply circuit (Tr50/Tr51) for supplying a current to said first and second input-stage transistor circuits and further for supplying a current to said fifth and sixth transistors, a current flowing in said sixth transistor being in proportion to the product of a current flowing in said fifth transistor, a ratio of current amplification factors of said third and four transistors and a ratio of current amplification factors of said fifth and sixth transistors, said outputting circuit (60) being made to output a low or high logical level on the basis of the relationship between said current to be supplied from said current supply circuit to said sixth transistor and said current flowing in said sixth transistor, said current supply circuit (Tr50/Tr51) being made such that, when the supply of said current to said first and second input-stage

Application/Control Number: 10/769,758

Art Unit: 2819

transistor circuits comes to a stop, said current to be supplied to one of said fifth and sixth transistors increases while said current to be supplied to the other does not vary (see and compare the inventive Figures and the Figures above – they have the same structure or connection).

Regarding claim 2, Kasuya et al. discloses the current supply circuit is a multi-collector transistor including a first collector (Tr50/Tr51) connected to said first and second input-stage transistor circuits (Tr52-Tr55), a second collector connected to one of said fifth and sixth transistors (Tr56/Tr57) and a third collector connected to the other of said fifth and sixth transistors so that, when the supply of a current from said first collector comes to a stop, a portion of a current flowing in its emitter flows in said second collector (see and compare the inventive Figures and the Figures above).

Prior Art

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclose (see references cited on PTO-892 Form attached herewith).

Contact Information

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khai M. Nguyen whose telephone number is 571-272-1809. The examiner can normally be reached on 9:00 - 5:30 Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert (Bob) J. Pascal can be reached on 571-272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/769,758 Page 5

Art Unit: 2819

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KN July 20, 2005

PEGUY JEANPIERRE PRIMARY EXAMINER